

WHAT IS CLAIMED IS:

1. A clock signal generation circuit for generating multiphase clock signals in accordance with a master clock signal having a predetermined frequency, comprising:

5 a master DLL circuit section adapted to generate a first delay signal obtained by delaying the master clock signal by a first delay time and generate a first pulse signal having a pulse width of the first delay time in accordance with the master clock signal and the first delay signal;

 a multiphase clock generation circuit section adapted to generate
10 multiphase internal clock signals in accordance with the master clock signal and generate delay internal clock signals obtained by delaying the multiphase internal clock signals, respectively; and

 a slave DLL circuit section constituted by slave DLL circuits each for delaying, by a second delay time, corresponding one of the delay
15 internal clock signals generated by the multiphase clock generation circuit section, thereby outputting the delayed delay internal clock signals which form the multiphase clock signals,

 wherein the master DLL circuit section generates a first control signal which is changed in voltage in accordance with the first pulse
20 signal, and adjusts the first delay time to have a first predetermined value in accordance with the generated first control signal, and

 wherein each of the slave DLL circuits generates a second pulse signal having a pulse width of the second delay time, and generates a second control signal which is changed in voltage in accordance with the
25 first and second pulse signals, and adjusts the second delay time to have

a second predetermined value in accordance with the generated second control signal.

2. The clock signal generation circuit according to claim 1, wherein
5 the master DLL circuit section comprises:

a first variable delay circuit which is fed back with the first control signal and delays the master clock signal by the first delay time in accordance with the fed-back first control signal, and generates the first delay signal;

10 a first pulse signal generation circuit for generating the first pulse signal in accordance with the first delay signal and the master clock signal;

a first charge pump circuit for charging and discharging a first capacitor in accordance with the first pulse signal; and

15 a first low-pass filter for integrating a voltage at a high voltage side of the first capacitor and outputting the integrated voltage to be fed to the first variable delay circuit as the first control signal.

3. The clock signal generation circuit according to claim 1, wherein
20 each of the slave DLL circuits comprises:

a second variable delay circuit which is fed back with the second control signal and delays the corresponding delay internal clock signal by the second delay time in accordance with the fed-back second control signal and outputting the delayed delay internal clock signal as the clock
25 signal for forming the multiphase clock signal;

a second pulse signal generation circuit for generating the second pulse signal in accordance with the clock signal outputted from the second variable delay circuit, the corresponding internal clock signal and the master clock signal;

5 a second charge pump circuit for charging and discharging a second capacitor in accordance with the first and second pulse signals; and

a second low-pass filter for integrating a voltage at a high voltage side of the second capacitor and outputting the integrated voltage to the second variable delay circuit as the second control signal.

10

4. The clock signal generation circuit according to claim 2, wherein each of the slave DLL circuits comprises:

a second variable delay circuit which is fed back with the second control signal and delays the corresponding delay internal clock signal by
15 the second delay time in accordance with the fed-back second control signal and outputting the delayed delay internal clock signal as the clock signal for forming the multiphase clock signal;

a second pulse signal generation circuit for generating the second pulse signal in accordance with the clock signal outputted from the
20 second variable delay circuit (31), the corresponding internal clock signal and the master clock signal;

a second charge pump circuit for charging and discharging a second capacitor in accordance with the first and second pulse signals; and

a second low-pass filter for integrating a voltage at a high voltage
25 side of the second capacitor and outputting the integrated voltage to the

second variable delay circuit as the second control signal.

5. The clock signal generation circuit according to claim 3, wherein the second charge pump circuit comprises:

5 the second capacitor;

a charge circuit for charging the second capacitor in accordance with the first pulse signal; and

a discharge circuit for discharging the second capacitor in accordance with the second pulse signal.

10

6. The clock signal generation circuit according to claim 5, wherein the discharging circuit adjusts a discharge current of the second capacitor in accordance with an externally supplied digital signal.

15

7. The clock signal generation circuit according to claim 5, wherein the charge circuit adjusts a charge current of the second capacitor in accordance with an externally supplied digital signal.

20

8. A clock signal generation circuit for generating multiphase clock signals in accordance with a master clock signal having a predetermined frequency, comprising:

25

a common clock generation circuit section adapted to generate a third delay signal obtained by delaying the master clock signal by a third delay time and generate a third pulse signal having a pulse width of the third delay time in accordance with the master clock signal and the third

delay signal;

a multiphase clock generation circuit section adapted to generate multiphase internal clock signals in accordance with the master clock signal; and

5 a clock control circuit section constituted by clock control circuits each for controlling a change point of a signal level of corresponding one of the internal clock signal outputted from the multiphase clock generation circuit section to be coincident with a change point of a signal level of the third pulse signal.

10

9. The clock signal generation circuit according to claim 8, wherein each of the clock control circuits comprises:

an output circuit for outputting a clock signal which forms the multiphase clock signal in accordance with a corresponding internal clock
15 signal outputted from the multiphase clock signal generation circuit; and

an output control circuit for controlling an output signal level of one of the clock signals outputted from the output circuit in accordance with the third pulse signal.